CY7C6730
PRELIMINARY
Document #: 38-08015 Rev. *D Page 110 of 120
14.4 SRAM Write Cycle
Note:
16. t
WPW
The write pulse width = 18.8 ns min. for zero and one wait states. The write pulse = 18.8 ns + (n – 1)*T for wait states = n, n > 1, T = 48-MHz clock period.
Parameter Description Min. Typical Max. Unit
t
AW
Write address valid to WE LOW 7 ns
t
CSW
CS LOW to WE LOW 7 ns
t
DW
Data valid to WE HIGH 15 ns
t
WPW
[16]
WE pulse width 15 ns
t
DH
Data hold from WE HIGH 4.5 ns
t
WC
WE HIGH to CS HIGH 13 ns
Address
CS
WE
Dout
t
AW
t
CSW
t
WPW
t
DW
t
WC
t
DH
Data Valid
Comments to this Manuals