Cypress Semiconductor Perform CY7C1356C User Manual Page 23

  • Download
  • Add to my manuals
  • Print
  • Page
    / 26
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 22
CY7C1354V25
CY7C1356V25
PRELIMINARY
23
Switching Waveforms
(continued)
ADV/LD
CLK
ADDRESS
CE
Data-
In/Out
t
CYC
t
CH
t
CL
t
ALS
t
ALH
RA1
t
AH
t
AS
t
CES
t
CEH
t
CO
Q1
= DONT CARE
= UNDEFINED
The combination of WE & BWS
x
(x = a, b c, d) define a write cycle (see Write Cycle Description table).
Out
Begin Read
Burst Read
t
CLZ
t
DOH
CE is the combination of CE
1
, CE
2
, and CE
3
. All chip enables need to be active in order to select
the device. Any chip enable can deselect the device. RAx stands for Read Address X, WA stands for
Device
originally
deselected
Write Address X, Dx stands for Data-in for location X, Qx stands for Data-out for location X. CEN
held
WA2
Q1+1
Out
Q1+2
Out
Q1+3
Out
RA3
t
CLZ
t
CHZ
D2+1
In
D2+2
In
D2+3
In
D2
In
t
CO
Q3
Out
t
DS
t
DH
Burst Read
Burst Read
Begin Write
Burst Write
Burst Write
Burst Write
Begin Read
Burst Read
Burst Read
Burst Sequences
BWS
x
t
WS
t
WH
WE
t
WS
t
WH
LOW. During burst writes, byte writes can be conducted by asserting the appropriate BWS
x
input signals.
Burst order determined by the state of the MODE input. CEN
held LOW. OE held LOW.
Page view 22
1 2 ... 18 19 20 21 22 23 24 25 26

Comments to this Manuals

No comments