Cypress Semiconductor Perform CY8C24x94 Specifications Page 49

  • Download
  • Add to my manuals
  • Print
  • Page
    / 71
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 48
CY8C24123A
CY8C24223A
CY8C24423A
Document Number: 38-12028 Rev. *V Page 49 of 71
AC Programming Specifications
Tab le 45 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and
–40 °C T
A
85 °C, 3.0 V to 3.6 V and –40 °C T
A
85 °C, or 2.4 V to 3.0 V and –40 °C T
A
85 °C, respectively. Typical parameters
are measured at 5 V, 3.3 V, and 2.7 V at 25 °C and are for design guidance only.
Table 44. 2.7-V AC External Clock Specifications
Symbol Description Min Typ Max Units Notes
F
OSCEXT
Frequency with CPU clock divide by 1
[34]
0.093 –12.3MHz
F
OSCEXT
Frequency with CPU clock divide by 2 or greater
[35]
0.186 –12.3MHz
High period with CPU clock divide by 1 41.7
5300 ns
Low period with CPU clock divide by 1 41.7
–ns
Power-up IMO to switch 150
–µs
Table 45. AC Programming Specifications
Symbol Description Min Typ Max Units Notes
t
RSCLK
Rise time of SCLK 1 20 ns
t
FSCLK
Fall time of SCLK 1 20 ns
t
SSCLK
Data setup time to falling edge of SCLK 40 ns
t
HSCLK
Data hold time from falling edge of SCLK 40 ns
F
SCLK
Frequency of SCLK 0 8 MHz
t
ERASEB
Flash erase time (block) 20 ms
t
WRITE
Flash block write time 80 ms
t
DSCLK
Data out delay from falling edge of SCLK 45 ns V
DD
3.6
t
DSCLK3
Data out delay from falling edge of SCLK 50 ns 3.0 V
DD
3.6
t
DSCLK2
Data out delay from falling edge of SCLK 70 ns 2.4 V
DD
3.0
t
ERASEALL
Flash erase time (Bulk) 20 ms Erase all blocks and
protection fields at once
t
PROGRAM_HOT
Flash block erase + flash block write time 200
[36]
ms 0 °C Tj 100 °C
t
PROGRAM_COLD
Flash block erase + flash block write time 400
[36]
ms –40 °C Tj 0 °C
Notes
34. Maximum CPU frequency is 12 MHz at 3.3 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle
requirements.
35. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the
fifty percent duty cycle requirement is met.
36. For the full industrial range, you must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing.
Refer to the Flash APIs application note Design Aids – Reading and Writing PSoC
®
Flash – AN2015 for more information.
Page view 48
1 2 ... 44 45 46 47 48 49 50 51 52 53 54 ... 70 71

Comments to this Manuals

No comments