Cypress Semiconductor Perform CY8C21x23 User Manual Page 3

  • Download
  • Add to my manuals
  • Print
  • Page
    / 33
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 2
February 25, 2005 Document No. 38-12022 Rev. *G 3
CY8C21x23 Final Data Sheet PSoC™ Overview
Analog System Block Diagram, CY8C21x23
Additional System Resources
System Resources, some of which have been previously listed,
provide additional capability useful to complete systems. Addi-
tional resources include a switch mode pump, low voltage
detection, and power on reset. Brief statements describing the
merits of each system resource are presented below.
Digital clock dividers provide three customizable clock fre-
quencies for use in applications. The clocks can be routed to
both the digital and analog systems. Additional clocks can be
generated using digital PSoC blocks as clock dividers.
The I2C module provides 100 and 400 kHz communication
over two wires. Slave, master, and multi-master modes are
all supported.
Low Voltage Detection (LVD) interrupts can signal the appli-
cation of falling voltage levels, while the advanced POR
(Power On Reset) circuit eliminates the need for a system
supervisor.
An internal 1.3 voltage reference provides an absolute refer-
ence for the analog system, including ADCs and DACs.
An integrated switch mode pump (SMP) generates normal
operating voltages from a single 1.2V battery cell, providing a
low cost boost converter.
PSoC Device Characteristics
Depending on your PSoC device characteristics, the digital and
analog systems can have 16, 8, or 4 digital blocks and 12, 6, or
4 analog blocks. The following table lists the resources
available for specific PSoC device groups. The PSoC device
covered by this data sheet is highlighted below.
AC OL 1M U X
ACE00 ACE01
Array
Array Input
Configuration
ACI0[1:0] ACI1[1:0]
ASE10 ASE11
PSoC Device Characteristics
PSoC Device
Group
Digital IO (Max)
Digital Rows
Digital Blocks
Analog Inputs
Analog Outputs
Analog Columns
Analog Blocks
Amount of SRAM
Amount of Flash
CY8C29x66 64 4 16 12 4 4 12 2K 32K
CY8C27x43 44 2 8 12 4 4 12 256 Bytes 16K
CY8C24794 56 1 4 48 2 2 6 1K 16K
CY8C24x23A 24 1 4 12 2 2 6 256 Bytes 4K
CY8C24x23 24 1 4 12 2 2 6 256 Bytes 4K
CY8C21x34 28 1 4 28 0 2
4
a
a. Limited analog functionality.
512 Bytes 8K
CY8C21x23 16 1 4 8 0 2
4
a
256 Bytes 4K
Page view 2
1 2 3 4 5 6 7 8 ... 32 33

Comments to this Manuals

No comments